

## **DECLARATION**

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "MEMORY MODULE HAVING INTERCONNECTED AND STACKED INTEGRATED CIRCUITS," the specification of which:


is attached hereto. was filed on	as Application	n Serial No		
and was amended on	(if ag	pplicable).		
I hereby state that I have re- including the claims, as amended by any	viewed and understand y amendment referred to	I the contents of the above above.		
I acknowledge the duty to dismaterial to patentability of the subject 1.56.	matter claimed in this c	application, do 11		
I hereby claim foreign priority for patent or inventor's certificate listed designating least one country other tapplication for patent or inventor's cert of the application on which priority is contact.	d below, or under 9 300 han the United States ificate, or of any PCT int	of America and have ide	entified below ring a filing da	any foreign ate before that
Prior Foreign Application No.	<u>Country</u>	<u>Filing Date</u> (mm/dd/yy)	<u>Priority</u> <u>Claimed</u>	Cert. copy Attached
N/A				
I hereby claim the benefit u	nder 35 U.S.C. § 119(e)	of any United States prov	visional appli	cation(s) listed
below.				
Provisional Application No.	<u>Filing Date</u> (mm/dd/yy)			
N/A				
		IV '4 - I Chatan application	n(s) listed he	low, or under §
I hereby claim the benefit un 365(c) of any PCT international application in the manner provided by information known to me to be mad "materiality" is defined in 37 C.F.R. and the national or PCT international	tation listed below designs of this application is not copy the first paragraph of terial to the patentability \$ 1.56, which became as	itisclosed in the prior United to S. S. 112, I acknow by of the subject matter clausiable between the filing teation.	d States or PC ledge the dutaimed in this date of the p	T international y to disclose all application, as rior application
Parent Application No.	<u>Filing Date</u> (mm/dd/yy)	Parent Patent No. (il	<u>applicable) o</u>	<u>r Status</u>
N/A				



I hereby declare that all statements made herein of my own knowledge are true and that all statements made herein on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Full Name:	Vani Verma			
Inventor's Signature:	Prema		Date:	2/13/02
City and State (or Foreign	n Country) of Residence:	Sunnyvale, CA	- Citizens	ship: <u>India</u>
Post Office and Residence	4.11	824 Sweetbay Drive, Sunr nclude number, street name, c	yvale, CA	4 94086 and zip code)
		Khushrav S. Chhor		
Inventor's Full Name:	K. S.	Clill	_ Date:	2/14/02
Inventor's Signature:	gn Country) of Residence:	Fremont, CA	_ Citize	nship: USA
Post Office and Residen	A 11	34783 Bowie Common, F	remont, C	CA 94555
	clude number, street name, city, state and zip code)			





## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applica	unt: Verma, et al.	§ § §	
Filed:	Herewith	§ §	Attorney Dkt. No. 5732-00300
Serial N	No. Unknown	§ §	
For:	MEMORY MODULE HAVING INTERCONNECTED AND STACKED INTEGRATED CIRCUITS	***	

## **POWER OF ATTORNEY BY ASSIGNEE**

Under the provisions of 37 C.F.R. § 3.71, the undersigned assignee of record of the entire interest in the above-identified patent/patent application by virtue of an assignment recorded (check as applicable):

$\boxtimes$	Concurrently herewith
	Date Recorded
	Reel Frame

elects to conduct the prosecution of the application/maintenance of the patent to the exclusion of the inventor(s). The undersigned hereby declares that he has reviewed the above-referenced assignment and hereby declares that, to the best of his knowledge, title is in the Assignee, and further declares that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true. The assignee hereby revokes any previous powers of attorney and appoints the following to prosecute this application/maintain this patent and transact all business in the Patent and Trademark Office connected therewith:

Liza K. Toth, Reg. No. 31,065 of Matrix Semiconductor, Inc. Kevin L. Daffer, Reg. No. 34,146; B. Noel Kivlin, Reg. No. 33,929; Eric B. Meyertons, Reg. No. 34,876; and Gentry E. Crook, Reg. No. 44,633 of Conley, Rose & Tayon LLP

Please direct all communications to: Conley, Rose & Tayon, P. O. Box 398, Austin, Texas 78767, Tel. No.: (512) 476-1400, to the attention of: Kevin L. Daffer

**ASSIGNEE** 

MATRIX SEMICONDUCTOR, INC.

Date: 2/14/02

BY: Liza K. Toth, VP, Intellectual Property